RTL Studio Open IDE

Arithmetic & Math

Kogge-Stone Parallel Prefix Adder

Parameterized combinational Kogge-Stone adder with carry-in, carry-out, and signed overflow detection.

About this block

Simulate it in the Verilog IDE

Mediumsystemverilogsimsyn

Kogge-Stone Parallel Prefix Adder is a SystemVerilog reference block in the Arithmetic & Math catalog. Adders, multipliers, dividers, ALUs, and arithmetic datapaths. Marked Medium: more state or a wider datapath, still one workspace in the IDE.

Parameterized combinational adder built with a Kogge-Stone parallel prefix tree. It computes sum = a + b + cin in a single logic depth of O(log WIDTH) carry stages and exposes unsigned carry-out plus optional signed overflow detection.

The default width is 32 bits. The testbench also instantiates 8-bit and 16-bit variants to confirm parameterization.

clk, rst_n, and ce are present for system integration but are not used inside the combinational core.

  1. Choose Open in IDE. RTL Studio loads the packaged workspace for Kogge-Stone Parallel Prefix Adder.
  2. Read the SystemVerilog module in the editor. The catalog line for this block: Parameterized combinational Kogge-Stone adder with carry-in, carry-out, and signed overflow detection.
  3. Run the packaged testbench with the in-browser Verilator simulator, then open the VCD in the waveform viewer.
  4. Run Yosys in the same IDE for a generic netlist. Sky130 liberty mapping is a separate Pro library option.

RTL Studio is the Verilog simulator and IDE around this block: Slang lint, Verilator, VCD waveforms, and Yosys, in the browser. Simulation guide · Yosys guide.

Ports

NameDirectionTypeWidthDescription
signed_modeinputlogic11 = assert overflow on signed wrap
ceinputlogic1Unused (integration placeholder)
ainputlogicWIDTHAugend
binputlogicWIDTHAddend
cininputlogic1Carry in
sumoutputlogicWIDTHSum result
coutoutputlogic1Unsigned carry out
overflowoutputlogic1Signed overflow (MSB carry mismatch)

More in Arithmetic & Math

All Arithmetic & Math blocks