Memory & FIFOs
Byte-Enable Regfile 8x32 — L2 Upgrade
8x32 register file with byte-enable write support and shadow commit mechanism for atomic updates.
About this block
Simulate it in the Verilog IDE
Byte-Enable Regfile 8x32 — L2 Upgrade is a Verilog reference block in the Memory & FIFOs catalog. SRAM models, FIFOs, register files, and memory-style storage. Marked Medium: more state or a wider datapath, still one workspace in the IDE.
This IP provides a robust mechanism for atomic updates to a register file using a shadow buffer. It is suitable for applications requiring safe register updates without intermediate corruption, such as configuration registers in hardware systems. The implementation is simple, synchronous, and fully verified.
- Choose Open in IDE. RTL Studio loads the packaged workspace for Byte-Enable Regfile 8x32 — L2 Upgrade.
- Read the Verilog module in the editor. The catalog line for this block: 8x32 register file with byte-enable write support and shadow commit mechanism for atomic updates.
- Run the packaged testbench with the in-browser Verilator simulator, then open the VCD in the waveform viewer.
- Run Yosys in the same IDE for a generic netlist. Sky130 liberty mapping is a separate Pro library option.
RTL Studio is the Verilog simulator and IDE around this block: Slang lint, Verilator, VCD waveforms, and Yosys, in the browser. Simulation guide · Yosys guide.
More in Memory & FIFOs
- 16-Word 16-Bit Sync RAM with Byte Enable — L2 Upgrade
- 16×8 Sync RAM (No Reset, Registered Read) — L2 Upgrade
- 32-Bit Asynchronous FIFO with Gray Pointer Encoding
- 32-Bit Register with Byte Writes
- 32x16 Synchronous Single-Port RAM
- 4x8 1W1R Register File (Comb Read)
- 4×8 Sync RAM (Async Reset, Comb Read)
- 64-bit Wide Scratchpad RAM with Dual-Port Access
- 8-Bit Valid/Ready Skid Buffer
- 8x16 Single-Port Sync RAM
- 8x32 Dual-Read Register File
- 8×8 Sync RAM (Async Reset, Comb Read, Loop Init) — L1 Upgrade
- Asymmetric RAM WR8 RD16 — L2 Upgrade
- CAM 4x8 with Invalidate
- Circular Buffer 16x8
- Count-Based Sync FIFO with Dual Ready/Valid